combinational circuit

基本解释

• [电子] 组合电路

英汉例句

双语例句

• The paper proposes a mew method for testing combinational digital circuit which is based on the VHDL language.
  本文提出了一种新的基于VHDL语言的组合数字电路测试码自动生成方法。
  d.wanfangdata.com.cn
• A combinational circuit that has three inputs that are an augend , D, an addend, E, and carry digit transferred from another digit place, F, and two outputs that are a '.
  三个输入端是：被加数d、加数e以及从另一个数位传来的进位数f；两个输出端是：无进位和数t及新的进位数r。
• Results indicate that when fault duration is shorter than phase difference of three clocks, enhanced ST-TMR can almost mask the SEU in combinational logic circuit and clock line.
  故障注入的结果显示，时空三模冗余技术在故障持续时间不大于三路时钟的相位差的情况下，可以很好的屏蔽组合逻辑和时钟线的单粒子翻转（SEU）事件。

• combinational circuit更多例句

词组短语

短语

• Combinational Logic Circuit Design 组合逻辑电路设计
• combinational digital circuit [电子]组合数字电路
• digital combinational logic circuit 数字组合逻辑电路
• combinational logic circuit designing 组合电路设计
• Combinational Logic Circuit [电子]组合逻辑电路;翻译

• combinational circuit更多词组

专业释义

电子、通信与自动控制技术

• 组合电路

计算机科学技术

• 组合电路

  First, this paper analyzes the impact of SEU, especially on the sequential circuit and the combinational circuit.
  首先,本文分析了单粒子效应对于微处理器的影响,特别是对时序电路和组合电路的影响。